Q_pipeline
Posted: 24 Apr 2021, 09:20
[Question] While we run synthesis, because we specify MBIST clock to use function clock, then SRAM’s output will pass through MBIST combinational logic, it causes the timing of SRAM output tighter. And it has timing violation problem.
As we know, it can add a pipeline to fix this timing issue. Do START tool have such function to add a pipeline?
[Answer]
In EZ-BIST BFL setting, user can use following setting to add pipeline.
Set Q_pipeline = yes.
As we know, it can add a pipeline to fix this timing issue. Do START tool have such function to add a pipeline?
[Answer]
In EZ-BIST BFL setting, user can use following setting to add pipeline.
Set Q_pipeline = yes.